Cookie Einstellungen
Diese Webseite verwendet ausschließlich notwendige Cookies, die für das Funktionieren von Login und Cookie-Hinweis unbedingt erforderlich sind. Statistik- und Werbe-Cookies kommen nicht zum Einsatz. Weitere Informationen finden Sie in unserer Datenschutzerklärung.
OK
IP-EP200
Add to Info-List

JTAG-Reconfigurable Cyclone™ II FPGA Digital I/O Modules

This series of plug-in mezzanine modules provides a user-customizable Altera® Cyclone II FPGA on an Industry Pack (IP) module. The module allows users to develop and store their own instruction set in the FPGA for adaptive computing applications. Typical uses include specialized communication systems over RS422/485 networks, test fixture simulation of signals over TTL-switched lines, and analysis of acquired data using specialized mathematical formulas such as those developed with MathWorks’s MatLab® software.

The FPGA on Acromag’s IP-EP200 modules can control up to 48 TTL or 24 RS485 I/O signals or a mix of both types. Another model interfaces 24 LVDS I/O channels. User application programs are downloaded through the JTAG port or via the IPbus directly into the FPGA. A pre-programmed internal CPLD facilitates initialization by acting as the bus controller during power-up and while the program is downloading. This bus controller is limited to functions necessary for power-up and downloading. After the program downloads, the FPGA takes control of the IP bus and the CPLD disables.

Features
  • Altera Cyclone II EP2C20 FPGA
  • FPGA programmable via JTAG port or IP bus
  • Local static RAM (64K x 16) under FPGA control
  • LVTTL external clock connected directly to the FPGA
  • Supports 8MHz and 32MHz IP bus
  • Programmable PLL-based clock synthesizer
  • Example FPGA design code provided as VHDL
    - 8MHz IP bus interface
    - Digital I/O control register
    - others
  • Hardware support for DMA and memory space
Ordering Options
Manuf. Part No    Part Description
IP-EP201   48 TTL I/O lines
IP-EP201E   Same as above w/extended temperature range
IP-EP202   24 differential RS485 I/O lines
IP-EP202E   Same as above w/extended temperature range
IP-EP203   24 TTL and 12 RS485 I/O lines
IP-EP203E   Same as above w/extended temperature range
IP-EP204   24 LVDS I/O lines
IP-EP204E   Same as above w/extended temperature range - End Of Life - please contact systerra computer GmbH for information
IP-EP2-EDK   Engineering Design Kit (one kit required)

Software
Manuf. Part No    Part Description
PCISW-API-WIN  Windows DLL driver software support pkg
PCISW-API-LNX  LINUX function libraries software - DOWNLOAD ONLY
PMCSW-API-VXW  VxWorks function libraries software
Return to last Page ...