Cookie Einstellungen
Diese Webseite verwendet ausschließlich notwendige Cookies, die für das Funktionieren von Login und Cookie-Hinweis unbedingt erforderlich sind. Statistik- und Werbe-Cookies kommen nicht zum Einsatz. Weitere Informationen finden Sie in unserer Datenschutzerklärung.
OK
FMC121
Add to Info-List

Two Channel 16-Bit A/D up to 1.0 Gsp. Two Channel 16-Bit D/A up to 1.4 Gsps

The FMC120 provides four 16-bit A/D channels up to 1Gsps and four 16-bit D/A channels up to 1.25 Gsps data rate with a 2.8 GSPS update rate.

The design is based on Texas Instruments’ ADS54J60 Analog-to-Digital converter and Texas Instruments’ DAC39J84 Digital-to-Analog converter. The sample clock can be supplied externally through a coax connection or supplied by an internal clock source (optionally locked to an external reference) for multi-channel synchronization. An external trigger input is available for timing synchronization. The FMC120 is mechanically and electrically compliant to the FMC standard (ANSI/VITA 57.1).

The card connects to an FPGA carrier card through a standard high-pin count (HPC) connector. Front panel I/O can optionally be populated with The FMC121 provides two 16-bit A/D channels up to 1 GSPS and two 16-bit D/A channels up to 1.4 GSPS data rate with a 2.8 GSPS update rate.

The design is based on Texas Instruments' ADS54J60 Analog-to-Digital converter and Texas Instruments' DAC39J84 Digital-to-Analog converter.

The sample clock can be supplied externally through a coaxial connection or supplied by an internal clock source (optionally locked to an external reference) for multi-channel synchronization. An external trigger input is available for timing synchronization.

The FMC121 is mechanically and electrically compliant with the FMC standard (ANSI/VITA 57.1). The card connects to an FPGA carrier card through a standard high-pin count (HPC) connector.

Front panel I/O can optionally be populated with MMCX or SSMC coaxial connectors. Analog I/O is DC coupled.

The FMC121 is designed to be used in convection or conduction cooled environments. When paired with the latest FPGA carrier cards such as the Abaco Systems PC821 with Xilinx Ultrascale technology, customers can develop innovative high performance algorithms on an industry standard platform.

Applications
  • Software defined radio (SDR)
  • MIMO Applications
  • Digital Beam Forming
  • (Radar/Sonar) Electronic Warfare
  • Experimental Physics
  • Analog record and playback systems
  • Aerospace and test instrumentation
Features
  • 2-Channels 16-bit 1.0 Gsps A/D
    - 1.5 GHz Analog Bandwidth
    - Usable in the 3rd Nyquist Zone
  • 2-Channels 16-bit up to 1.4 Gsps D/A
    - 2.8 GSPS Update Rate
    - Onboard 48-Bit NCO for Flexible Signal Placement
  • VITA 57.1 HPC compliant
  • Conduction Cooled – Standard Option
  • DC coupled analog input.
  • Internal clock or external clock
  • Mil-I-46058c Conformal Coating Compliant (optional)
  • HPC – High Pin Count Connector
  • 6 front panel SSMC or MMCX connectors
  • 2Kbit EEPROM (M24C02- WDW) accessible from the Host via I2C bus
Please call systerra computer for ordering informations
Return to last Page ...